

**AMENDMENTS TO THE CLAIMS**

Please amend claims 1, 7, and 13 such that the status of the claims is as follows:

1. (Currently Amended) An integrated circuit wafer comprising:
  - an integrated circuit die having a fuse circuit;
  - a first pad positioned in a scribe lane adjacent the integrated circuit die; and
  - a first conductor extending from the fuse circuit to the first pad, wherein the integrated circuit is trimmed by selectively applying a signal from the first pad to the fuse circuit through the first conductor.
2. (Original) The integrated circuit wafer of claim 1 and further comprising:
  - a second pad positioned in the scribe lane; and
  - a second conductor extending from the fuse circuit to the second pad.
3. (Original) The integrated circuit wafer of claim 2 wherein the first and second pads are a fuse pad and a supply pad, respectively.
4. (Original) The integrated circuit of claim 1 wherein the fuse circuit includes a fuse and circuitry for sensing whether the fuse is blown.
5. (Original) The integrated circuit of claim 3 wherein the fuse and the circuitry are aligned generally parallel to an edge of an integrated circuit die.
6. (Original) The integrated circuit of claim 5 wherein the conductor is oriented generally perpendicular to the edge.

7. (Currently Amended) An integrated circuit wafer comprising:  
a plurality of integrated circuit dice separated from one another by scribe lanes, the dice  
having device trimming fuse circuits adjacent the scribe lanes; and  
a plurality of pads positioned in the scribe lane and connected to the device trimming fuse  
circuits by conductors for selectively applying a fuse blowing signal to the device  
trimming fuse circuits, so that following singularization of the dice from the wafer,  
the pads are disconnected from the device trimming fuse circuits.
8. (Original) The integrated circuit wafer of claim 7 wherein the plurality of pads include a fuse pad and  
a power supply pad connected to each fuse circuit.
9. (Original) The integrated circuit wafer of claim 8 wherein each fuse circuit includes a fuse connected  
to the fuse pad and the power supply pad by the conductors which cross the die edges.
10. (Original) The integrated circuit wafer of claim 9 wherein each fuse circuit includes circuitry for  
sensing whether the fuse is blown.
11. (Original) The integrated circuit wafer of claim 7 wherein the fuse circuits are aligned in rows  
generally parallel to the scribe lanes.
12. (Original) A trimmable integrated circuit comprising:  
a plurality of fuses positioned adjacent a die edge of the integrated circuit;  
a plurality of pads positioned in a scribe lane adjacent to the die edge; and

a plurality of conductors extending across the die edge for connecting the pads and the fuses to allow trimming of the integrated circuit by selective blowing of the fuses, the conductors being severable during singularization of the integrated circuit.

13. (Currently Amended) The trimmable integrated circuit of claim 12 wherein the fuses are aligned in a row generally parallel to the die edge.

14. (Original) The trimmable integrated circuit of claim 12 wherein a pair of adjacent fuses share one common pad.

15.-21. (Canceled)

22. (Original) An integrated circuit die having a plurality of device trimming fuse circuits adjacent a die edge and conductors extending from the fuse circuits to the die edge, the conductors providing connection between the fuse circuits and pads which are severed from the die subsequent to selective blowing of fuses of the fuse circuits.